Sheet 1 of 24 U.S. Department of Commerce, Patent and Trademark Office Atty. Docket No. Serial No. MINOOG-IC US 09/849,005 TION DISCLOSURE STATEMENT BY APPLICANT Applicants: Chian-Min Ho et al. (Use several sheets if necessary) Filing Date Group Z128 MAY 4, 2001 2123 U.S. Patent Documents \*Examiner Document Filing Date Initial Number Date Name Class Subclass If Appropriate AA 5,555,270 9/10/96 Sun et al. 2F 371 27 AB 5,630,051 RF 5/13/97 Sun et al. 395 183.08 RF. AC 5,600,787 2/4/97 Underwood et al. 395 183.06 QF AD 5,623,499 4/22/97 Ko et al. 371 22.1 RF ΑE 5,654,657 8/5/97 Pearce 327 163 OF AF 5,729,554 3/17/98 Weir et al. 371 27 Foreign Patent Documents Translation Document Date Country Class Subclass Yes No . AG AH OTHER ART (Including Author, Title, Date, Pertinent Pages, Etc.) AI Windley, Phillip J., "Formal Modeling and Verification of Microprocessors", IEEE Transactions on RF Computers, Vol. 44, No. 1, January 1995, pp. 54-72. Clarke, E. M., et al., "Efficient Generation of Counterexamples and Witnesses in Symbolic Model AJ Checking", 32<sup>nd</sup> Design Automation Conference, June 12-16, 1995, pp. 427-432. EF Silburt, Allan, et al., "Accelerating Concurrent Hardware Design with Behavioral Modelling and System AK Simulation", 32<sup>nd</sup> Design Automation Conference, June 12-16, 1995, pp. 528-533. QF Jones, Robert B., et al., "Efficient Validity Checking for Processor Verification", IEEE International AL Conference on Computer-Aided Design, November 5-9, 1995, pp. 2-6. QF Clarke, Edmund M., et al., "Model Checking and Abstraction", ACM Press Conference Record of the AM Nineteenth Annual ACM SIGPLAN-SIGACT Symposium on Principles of Programming Languages, QF January 19-22, 1992, pp. 343-354. AN Aagaard, Mark D., et al, "The Formal Verification of a Pipelined Double-Precision IEEE Floating-Point RF Multiplier", 1995 IEEE/ACM International Conference on Computer-Aided Design, November 5-9, 1995, Clarke, E. M., "Representing Circuits More Efficiently in Symbolic Model Checking", 28th ACM/IEEE AO Design Automation Conference, June 17-21, 1991, pp. 403-407. 2F Examiner Kusseu FRETD **Date Considered** 1.12.05 \*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citati n if not in conformance and not considered. Include copy of this form with your communication to applicant.

Sheet 2 f 24 U.S. Department of Commerce, Patent and Trademark Office Atty. Docket. No. Serial No. DINOGHE US 09/849,005 SION DISCLOSURE STATEMENT BY APPLICANT Applicants: Chian-Min Ho et al. (Use several sheets if necessary) Filing Date Group 2128 MAY 4, 2001 <del>2123</del> U.S. Patent Documents \*Examiner Document Filing Date Initial Number Date Name Class Subclass If Appropriate AA AB AC AD **AE** AF Foreign Patent Documents Translation **Document** Date Country Class Subclass Yes N AG AΗ OTHER ART (Including Author, Title, Date, Pertinent Pages, Etc.) Bombana, M., et al., "Design-Flow and Synthesis for ASICs: a case study", 32<sup>ad</sup> Design Automation AI Conference, June 12-16, 1995, pp. 292-297. . RF Beer, Ilan, et al., "Methodology and System for Practical Formal Verification of Reactive Hardware", 6th ΑJ International Conference, CAV '94, June 21-23, 1994, Proceedings, pp. 183-193. RF AK Daga, A., "A Symbolic-Simulation Approach to the Timing Verification of Interacting FSMs", International Conference on Computer Design: VLSI in Computers & Processors, October 2-4, 1995. RF Matsunaga, Y., "An Efficient Equivalence Checker for Combinational Circuits", 33rd Design Automation AL Conference, Las Vegas, NV, 1996 Proceedings, pp. 629-634. QF Balarin, F., et al., "Formal Verification of Embedded Systems based on CFSM Networks", 33rd Design AM Automation Conference, Las Vegas, NV, 1996, 568-571. QF Stornetta, T., et al., "Implementation of an Efficient Parallel BDD Package", 33rd Design Automation AN Conference, Las Vegas, NV, 1996, 641-644. RIF http://www.pure.com, Purify User's Guide, Version 4.0, believed to be prior to October 1997. AQ RF Examiner FREJO Date Considered 1.12.05 \*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with your communication to applicant.

Shoot 2 Ga

							Shee	et 3 f;
U.S. Departme	ent of Co	mmerce, Patent a	nd Trademark Offic	e	.Atty Doc	ket No.	Serial No	0.
		•			OIN006	-1c us	09/80	49,00
INFO	RMATIC	ON DISCLOSURE	E STATEMENT BY	APPLICANT	Applicant	s: Chian-Min l	lo et al.	
0,	. 6	(Use several sh	eets if necessary)	·		- · · · · · · · · · · · · · · · · · · ·		
	0 2033	æi	•		Filing Dat	ie	Group 2	2128
2001	1 0 5000	<b>8</b> /			MAY 4	, 2001	212	3
•Examiner		7	U.S. P	atent Documents			<u></u>	
•Examiner Initial		Document Number	Date	N		·	Filing I	
	AA	- Ivalidei	Date	Name	Class	Subclass	If Appro	priate
	AB		<u> </u>					
	AC			•	<del>-  </del>		<u> </u>	
	AD		+					
	. AE		<del> </del>			<u> </u>		
	AF		<del></del>	•		<del> </del>		
		<u>.</u>	Foreign	Patent Documents				
			1 Oldigii	acut Documents			· <u> </u>	
	Τ	Document	Date	Canatan	01	0.1.1		slation
<del></del>	AG	Document	Date	Country	Class	Subclass	Yes	No
<del></del>	AH	<u> </u>				<del></del>		↓
	1 101	OTHER	APT (Including Au	thor, Title, Date, Pert				<u></u>
·	IAI							
IZI-		Georgia Institute	of Technology, 19	re Testing and Evalua 97.	noii' Söitmau	Engineering R	esearch Cen	ier,
	AJ	Groz, R., et al. ".	Attacking A Compl	ex Distributed Algorit	hm from Diffe	rent Sides: An 1	Experience w	vith
RE-		Complementary Specification, To	Validation Tools", lesting and Verificati	Proc. IFIP WG 6.1 Fo on, Skytop Lodge, Pe	urth Internation	ial Workshop o	n Protocol	
	AK	Nurie, G. "Attair	n Testability With H	ierarchical Design", E	lectronic Desi	gn, June 27, 19	01, pp. 89-99	<del></del> -
RF								
	AL	Blum, M., et al.,	"Software Reliabili	y via Run-Time Resu	lt-Checking", l	Proc. 35th IEEE	FOCS, 1994	1, .
RE			• •	, 		•	. •	
0-	AM	Ho, Chian-Min F	Cichard, "Validation	Tools For Complex D	Digital Designs	", A Dissertațio	n Submitted	to
RF		Partial Fulfillmen	nt of the Requiremen	and the Committee on the Pegree of I	Doctor of Phile	sonhy Novemi	ner 1006	
e=	AN	Von Bochmann, 1983.	G., "Concepts for D	istributed Design", Sp	oringer-Verlag	Berlin Heidelbe	g New York	ζ, ·
	AO	Torku K F "Fa	ult Test Generation	for Commental Circuit			·	
RF		Thesis, University	y of Oklahoma, 197	for Sequential Circuit 9.	s: A Search D	rectuig Henrist	ic", Ph.D.	
Examiner [	7 155E L	LFREJD	Date Considered	1.12.05			<del></del>	$\neg \neg$
			red, whether or not					ł

Sheet 4 of 24 U.S. Department of Commerce, Patent and Trademark Office Atty Docket No. Serial No. OIN COG HC US 09/849,005 IION DISCLOSURE STATEMENT BY APPLICANT Applicants: Chian-Min Ho et al. (Use several sheets if necessary) Filing Date Group 2128 MAY 4,2001 <del>2183</del> U.S. Patent Documents \*Examiner Document Filing Date Initial Number Date Name Class Subclass If Appropriate AA AB AC AD AE AF Foreign Patent Documents Translation Document -Date Country Class Subclass Yes No AG AH OTHER ART (Including Author, Title, Date, Pertinent Pages, Etc.) AI Belt, J. E., "An Heuristic Search Approach to Test Sequence Generation for AHPL Described Synchronous Sequential Circuits", Ph.D. Thesis, University of Arizona, 1973. RF http://www.parasoft.com, "Insure++ Getting Started Version 3.0.1", believed to be prior to October 1997... AJ RF AK Huey, B. M., "Search Directing Heuristics for the Sequential Circuit Test Search System (SCIRTSS)", QF Ph.D. Thesis, University of Arizona, 1975. Deutsch, M. S., "Software Verification and Validation", Prentice-Hall, Englewood Cliffs, NJ, 1982. AL RF Masud, M., et al., "Functional Test Using Behavior Models", Digest of Papers COMPCON Spring 1992, AM San Francisco, CA February 1992, pp. 446-451. 2F Brayton, R. K., et al., "VIS" First International Conference Formal Methods in Computer Aided Design, AN FMCAD'96, Palo Alto, CA, November 1996, pp. 248-256. QI= Chandra, A. K., et al., "Architectural Verification of Processors Using Symbolic Instruction Graphs", AO Computer Science, February 9, 1994, pp. 1-23. RF Examiner Kussell FRED Date Considered 1.12.05 \*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conf rmance and not considered. Include copy of this form with your communication to applicant.

IC Desert					·		She	et 5 o
o.o. Debartin	ent of Co	mmerce, Patent ar	d Trademark Office	<del></del>	Atty Doci		Serial.N	
Dire		ON DISCLOSIMA	. O.T. A. 2002 ATTA INT. D. L.			6-10 US	09/84	9,00
''	Marke		STATEMENT BY	APPLICANT	Applicant	s: Chian-Min I	lo et al.	
		Use several sh	eets if necessary)					
OUT OUT	1 0 2000	<u>                                      </u>			Filing Dat	e	Group 2	212
18		<i>§</i> /			MAY 4	2001	2123	
	TANK	/ 	U.S. Pa	tent Documents				
Examiner Initial		Document Number	Date	Name	Class	Subclass	Filing If Appro	
	AA						ļ	
<del></del>	AB							
	AC						ļ <u>.</u>	
	AD		+			<u> </u>	<u> </u>	
	AE		-					
<del></del>	AF	<u> </u>				<u>.</u>	<u> </u>	
<del>,</del>		<del> </del>	Foreign P	atent Documents	· ·		<del></del>	
	т—						Tran	slati
		Document	Date	Country	Class	Subclass	Yes	N
	AG			·				
·	AH			· ·				
			ART (Including Aut			•		
RF	AI	Burch, Jerry R., Verification, 6 <sup>th</sup> 200. 69-80.	et al., "Automatic Ve International Conference	rification of Pipelin Ince, CAV'94, Stanf	ed Microproces ord, CA, June 2	sor Control", C 21-23, 1994 Pro	Computer Air	ded
RF	AJ	Malley, Charles, Automation Con	et al., "Logic Verific ference, San Francis	ration Methodology co, CA, June 12-16,	for Power PC 1995, pp. 234-2	Microprocesso	ors", 32 <sup>nd</sup> De	:sign
RF	AK	Campos, S., et al International Con Austin, Texas, pr	, "Verifying the Per oference on Computer	formance of the PCI r Design: VLSI in (	Local Bus usin Computers & Pr	g Symbolic Te ocessors, Octo	chniques", ber 2-4, 199	 5,
ρF	AL		psys.com/pubs/JHLI	)/JHLD-099402, Sys	tem Design and	Validation, be	elieved to be	pric
RF	AM	Beatty, Derek L., Automation Con	, "Formally verifying ference, San Diego, (	a microprocessor us CA, June 6-10, 1994	sing a simulatio , pp. 596-602.	n methodology	", 31" Desig	,n
RF	AN	Beer, Ilan, et al., Conference, Proc	"Rule-Base: an Indu æedings 1996, 655-6	stry-Oriented Forma 60.	l Verification T	ool", 33 <sup>rd</sup> Desi	gn Automați	on
RF	AO	Bormann, Jorg, e Conference, San	t al., "Model Checki Francisco, CA, June	ng in Industrial Hard 12-16, 1995, pp. 29	ware Design", 8-303.	32 <sup>nd</sup> Design Au	tomation	
taminer £	usse	u FOET	Date Considered	1.12.05	· · · ·			

1100							Sne	et 6 f 2
U.S. Departm	ent of Co	ommerce, Patent an	q Lisidemark Öttic	e .	Atty Doc		Serial N	
	<del></del>	<del></del>			OINC	20 JE	09/84	19,00
INFO	RAPS !	ON DISCLOSURE	STATEMENT BY	APPLICANT	Applicant	s: Chian-Min I		
	<u> </u>	Use several she	ets if necessary)					
nra	1 0 2018	ر پو			Filing Da	te	Group 2	7178
3		\$			MAY 4,	2001	2123	
*Examiner	PLET		U.S. P	atent Documents			2100	
*Examiner		Document					Filing	Date
Initial	+	Number -	Date	Name	Class	Subclass	If Appro	
	AA		ļ					
<del></del>	AB							
	AC							
	AD					•.		
	AE							
	AF							
			Foreign	Patent Documents		<u></u> .	<u> </u>	
			<del></del>	• • • • • • • • • • • • • • • • • • • •		<del></del>	Tran	slation
		Document	Date	Country	Class	Subclass	Yes	No
	ĀĞ							140
	AH						<del></del>	-
	<del></del>	OTHER A	RT (Including Au	thor, Title, Date, Pert	inent Pages Ft			<u> </u>
<del></del>	AI			xtraction of the Contr			<u> </u>	
RF		I CONSUME OF A SELT	ication vectorsi	nternational Conferer	ice on Combite	er Design: VLS	ion to Evalu I in Comput	ating ers &
	AJ	Processors, Octob	er 2-4. 1995. pp. 5	32-537. om Walk Method for	-			
RF	•••	Verification, 6th Ir	nternational Confer	ence, CAV '94, Stan	ford, CA, June	g", Computer / 21-23, 1994, or	Lided 1. 133-141	
· · ·	AK			· · ·		•		
RF	AK	Machine Model",	ag, Automatic Ge 33 <sup>rd</sup> Design Autom	neration of Functions pation Conference, La	il Vectors Using is Vecas, NV, F	g the Extended	Finite State	
<del></del>				ni 11. 19. 10 i		e, Merchantonia		:. · ::[
RF	AL	Ramalingam, T., e Proceedings of the	t al., "On conform : IFIP TC6 Workin	ance test and fault res g Conference on Con	colution of prote	ocols based on	FSM model	
	<b></b>	NETWOKKS '92.	<u> Jinvandrum, India</u>	1 October 28-29, 1992	2. pp. 211-223			- 1
<b>~</b>	AM	Chechik, M., et al.	, "Automatic Veril	fication of Requireme	nts Implementa	tion", Proc. 19	94 Internatio	nal
RF		zymbosium ou sio	itware Testing and	Analysis (ISSTA), S	eatile, WA, Au	gust 1994, pp. 1	109-124.	
<b>~</b> -	AN	v. Bochmann, G. e	t al., "Protocol Tes	iting: Review of Meth	ods and Releva	nce for Softwa	re Testing",	
2F		(ISSTA), Seanle, 1	edings of the 1994	International Sympos	sium on Softwa	re Testing and	Analysis	
	AO	Fujiwara, S., et al.,	"Test Selection B	ased on Finite State A	lodels", IEEE	Transactions on	Software	
RF		Engineering, Vol.	17, No. 6, June 199	91, pp. 591-603.				
Examiner Z	JSSEL	L Farm	Date Considered	1.12.05		·	• .	
EXAMINER:	Initial if	reference considere	d whether or not o	itation is in conforma	ance with MPE	P 600: D==== 1:-	a through	
itation if not in	conform	ance and not consid	lered. Include cop	y of this form with yo	ur communicat	ion to applican	r . Gunnaku	

U.S. Departu	ent of Co	mmerce, Patent an	d Trademark Office		Atty Doc	ket·No.	Serial No	D. ·
					OINOO	6-10 US	09/849	7,00
INFO	PART OF THE PART O	N DISCLOSURE	STATEMENT BY A	PPLICANT	Applicant	s: Chian-Min I	Ho et al.	
70		se several she	ets if necessary)					
	CT 1 0 200	g: <b>g</b>			Filing Da	te	Group 2	7128
18		<b>8</b> /			MAY 4	, 2001	2123	
19	Co Paris		U.S. Pate	nt Documents		<del></del>	<del></del>	
Examiner Initial		Document Number	Date	Name	Class	Subclass	Filing I	
	AA-					<u></u>		
	AB						<u> </u>	
	AC.							
	AD							
	AE							
	AF		<u> </u>		<u>.</u>			
			Foreign Pat	ent Documents			•	
		<del>y</del>		<del></del>			Tran	slatio
		Document	Date	Country	Class	Subclass	Yes	No
	AG	•						
	AH		<u> </u>					
			ART (Including Author	<del></del>		. •	<u>.</u>	
RF	·AJ	Forghani, B. et a July 1992, pp. 29	l., "Semi-automatic te 95-307.	st suite generation	from Estelle",	Software Engin	eering Journ	aļ,
RF	AJ	Fuchs, N. E., "Sp 1992, pp. 323-33	pecifications are (prefe	rably) executable"	, Software Eng	ineering Journa	al, September	
RF	AK	VHDL Designs"	en, et al., "Specification, Formal Methods in CA, November-6-8, 199	computer-Aided De	sign, First Inte	Verification of mational Conf	Synthesized erence, FMC	AD
ρF	AL	Keutzer, K., "Th	e Need for Formal Ver le Lately", Workshop	rification in Hardw	are Design and	What Formal stem and its Ap	Verification l plication, 19	Has 91,
RF	AM	Eiriksson, Asgeii Flow", 33 <sup>rd</sup> Desig	T., "Integrating Form gn Automation Confer	al Verification Me ence, Las Vegas, N	thods with A C	Conventional Pr s 1996, pp. 666	oject Design 5-671.	
Kr	1 450	Borrione, D., et a	l., "HDL-Based Integ	ration of Formal M oputer-Aided Desig	ethods and CA	D Tools in the ational Confere	PREVAIL	96' (
RF	AN	Environment", For Palo Alto, CA. N	ovember 6-8, 1996, p	. 451-467.		<u>7 ' ' ' ' ' '</u>	<u> </u>	• •
	AO	Palo Alto, CA, N Aziz, A., et al., "	ovember 6-8, 1996, pp HSIS: A BDD-Based Diego, CA, June 6-10	p. 451-467. Environment for Fo	ormal Verificat	ion", 31 <sup>st</sup> Desig	n Automatio	- on

Sheet 8 of 24 U.S. Department of Comma Patent and Trademark Office Atty Docket No. Serial No. OIN 006-10 U.S. 09/849,005 INFORMATION DISCLOSURE STATEMENT BY APPLICANT Applicants: Chian-Min Ho et al. (Use several sheets if necessary) Group *Z1Z8* Filing Date MAY 4, 2001 <del>2123</del> U.S. Patent Documents \*Examiner Document Filing Date Initial Number Date Name Class Subclass If Appropriate AA AB AC AD ΑE AF Foreign Patent Documents Translation Document Date. Class Country Subclass Yes No AG AH OTHER ART (Including Author, Title, Date, Pertinent Pages, Etc.) Behcet, S., et al., "A Test Design Methodology for Protocol Testing", IEEE Transactions on Software Engineering, Vol. SE-13, No. 5, May 1987, pp. 518-531. DF v. Bochman, G., "Usage of Protocol Development Tools: The Results of a Survey", Protocol IFIP WG ΑJ 6.1, Seventh International Workshop on Protocol Specification, Testing and Verification, 1987, RF Borgmann, J., et al., "Model Checking in Industrial Hardware Design", 32 d Design Automation AK Conference, San Francisco, CA, June 12-16, 1995, pp. 298-303. RF Miczo, A.., "Digital Logic Testing and Simulation", John Wiley & Sons, New York, NY, 1986. AL eF Naik, V. G., et al., "Modeling and Verification of a Real Life Protocol Using Symbolic Model Checking", ΑM Computer Aided Verification, 6th International Conference, CAV '94, Stanford, CA June 21-23, 1994, pp. 195-206. eF Smith, S., et al., "Demand Driven Simulation: BACKSIM", 24th ACM/IEEE Design Automation AN Conference, Proceedings 1987, pp. 181-187. RF Levitt, J., et al., "A Scalable Format Verification Methodology for Pipelined Microprocessors", 33" ÀΟ Design Automation Conference, Proceedings 1996, pp. 558-563. 2F 1.12.05 Examiner KUSSELL FREJD Date Considered

\*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with your communication t applicant.

		٧٠			- D		She	et 9 o
U.S. Departm	ent of Co	mmerce, Patent and	Trademark Office		Atty.Doo	ket No.	Serial-N	0.
					OIN 00	ste us	09/84	19,0
INFO	RMATI	ON DISCLOSURE S	STATEMENT BY	APPLICANT	Applican	ts: Chian-Min l		
		Use several shee	ts if necessary)					
	900	2			Filing Da	te	Group	212
18		<b>\$</b>			MAY 4	, 2001	212	_
<b>2</b>	PARTY		U.S. Pate	ent Documents				
Examiner Initial		Document Number	Date	Name	Class	Subclass	Filing I	
	AA	ļ		•				
	AB							
	AC	·						
	AD							
	AE	·	·					
	AF							
		•	Foreign Pa	tent Documents		· · .		
			· · · · · · · · · · · · · · · · · · ·		<del></del>		Trạn	slatic
		Document	Date	Country	Class	Subclass	Yes	N
	AG				: :	· ·	1, 1, 10, 10	† •
	AH					• • • • • •		†
		OTHER A	RT (Including Auth	or, Title, Date, Pe	rtinent Pages, E	tc.)	• • •	٠
RF	AI	Burch, J. R., "Tech Conference, Las V	miques for Verifyin egas, NV, Proceedii	g Superscalar Mic ngs 1996, pp. 552	roprocessors", : -557.	33 <sup>rd</sup> Design Auto	отаціоп	•••
RF	AJ	Jones, K. D., et al., 33 <sup>rd</sup> Design Autom	"The Automatic Gation Conference, L	eneration of Funct as Vegas, NV, Pr	tional Test Vector	ors for Rambus pp. 415-420.	Designs",	
RF	AK	Nelson, B. E., et al	, "Simulation Even	t Pattern Checking	g with PROTO <sup>1</sup>	, June 14, 1993.		
RF	AL	Fallah, F., et al., "F Satisfiability, believ	unctional Vector Goved to be prior to Oc	eneration for HDL ctober 1997.	models Using	Linear Programi	ning and 3-	<del></del>
RF	AM	Moundanos, D., "A Transactions on Co	bstraction Technique mputers, Vol. 47, Ja	es for Validation muary 1998, pp. 2	Coverage Analy	sis and Test Ge	neration", [[	EE
RF	AN	Hsiao, M. S., et al., Circuit ATPG", IEI 17. No. 3. March 13	E Transactions on ( 98. pp. 239-254	Computer-Aided 1	Design of Integr	ated Circuits an	d Systems, V	/ol.
ZF.	AO	Gregory, B., et al., circuit elements inc http://patent.womp.	Method for process hiding flip-flops, lat	ches, and three-st	ate buffers and	ombinations the	enerate logic ereof",	. : '
aminer Z	ISSEL	LFREJD	Date Considered	1.12.05		· · · · · · ·		-
XAMINER.	Initial if	reference considered	l, whether or not cit	ation is in conform	nance with MPE	P 609: Draw lin	e through	<del></del>

							Sheet	t 10 A
U.S. Departm	ent of Co	mmerce, Patent.an	d Trademark Office	e	. Atty:Doci	cet. No.	Serial/N	
					014006	HC US	09/849	1,00
INFO	<b>PAY</b>	N DISCLOSURE	STATEMENT BY	APPLICANT	Applicant	s: Chian-Min I	lo et al.	
	۶۰۰۰	Use several she	eets if necessary)			, •	•	
00	1 0 200	É			Filing Dat	e	Group 2	2128
1	ZUI,	<i>E</i> /			MAY 4	, 2001	2123	
(in	Manua 🔿	•	U.S. P	atent Documents			<del></del>	A-1,0
Examiner		Document	D				Filing	
Initial	AA	Number	Date	Name	Class	Subclass	If Appro	priate
	AB							
<del></del>	AC	<del> </del>		<del></del>				
	AD			·			ļ	
	AE			•			ļ	
	<del> </del>		<del>- </del>	<del></del>		•		
	AF	<u> </u>		· · ·			<u> </u>	
<del></del>	····	•	roreign	Patent Documents	· · · · · · · · · · · · · · · · · · ·	· <del>·</del>		•
<del></del>	<del></del>	15				<u> :</u>		slatio
	1.0	Document	Date	Country	Class	Subclass	Yes	Й
	AG	·		<u> </u>		1		1
	1 477							┪┈
	AH		1777					
				thor, Title, Date, Pert		c.)		
RF	AI	Hastings, R., "M	ethod for inserting ine access to memo	nthor, Title, Date, Pert new machine instructions, http://patent.won	ions into preexi	c.)	code to mon	itor prio
RF RF		Hastings, R., "M preexisting mach to October 1997. Hastings, R., "M	ethod for inserting nine access to memo ethod and apparatu	new machine instructi	ions into preexi	c.) sting machine er+5335344, be de files and mo	clieved to be	itor prior
<u> </u>	AI	Hastings, R., "M preexisting mach to October 1997. Hastings, R., "M programs", http://	ethod for inserting nine access to memore the ethod and apparatus //patent.wompent	new machine instructions, http://patent.won	ions into preexi np. ent numb utable object co elieved to be p	c.) sting machine er+5335344, be de files and mo	nitoring 1997.	prio
RF	AI AJ	Hastings, R., "M preexisting mach to October 1997. Hastings, R., "M programs", http:// Cheng, K. T., "A 30th Design Auto	ethod for inserting ine access to memore thod and apparatus //patent.wompent utomatic Functions mation Conference	new machine instructions, http://patent.won s for modifying relocations. I Test Generation Usi	ions into preexing, ent numb utable object co clieved to be particularly ng The Extend 14-18, Proceed	c.) sting machine er+5335344, be de files and mo rior to October ed Finite State ings 1993, pp. 6	elieved to be mitoring 1997. Machine Mo 36-91.	prio
RF RF	AI AJ AK	Hastings, R., "M preexisting mach to October 1997. Hastings, R., "M programs", http:// Cheng, K. T., "A 30th Design Auto Burch, J. R., et a 1998, pp. 142-17	ethod for inserting nine access to memore the dand apparatus (patent wompent nutomatic Functions omation Conference 1., "Symbolic Mode 0.  e Need for Formal I Design, First Internation First Internation Conference 1., "Symbolic Mode 10.	new machine instructiony", http://patent.won s for modifying relocation unmber=5535329, b il Test Generation Usi , Dallas, Texas, June	ions into preexing ent numb  table object co elieved to be point ing The Extend 14-18, Proceed is and Beyond"	c.)  sting machine er+5335344, be de files and mo rior to October ed Finite State ings 1993, pp. 6  Information a	nitoring 1997. Machine Mo 36-91.	prio
RF RF RF	AI AJ AK AL	Hastings, R., "M preexisting mach to October 1997. Hastings, R., "M programs", http:// Cheng, K. T., "A 30th Design Auto Burch, J. R., et a 1998, pp. 142-17 Keutzer, K., "Th Computer-Aided November 6-8, 1 Devadas, S., et a IEEE/ACM Inter	ethod for inserting nine access to memore the dead and apparatus systems. The symbolic Mode of the Need for Formal 1 Design, First International Conference of the Symbolic Mode of the Need for Formal 1 Design, First International Conference of the Symbolic Mode of the Need for Formal 1 Design, First International Conference of the Need for Formal 1 Design, First International Conference of the Need for Formal 1 Design, First International Conference of the Need for Formal 1 Design, First International Conference of the Need for International Conference of the Need	new machine instructions, http://patent.won s for modifying relocation units and instructions for modifying relocation units and instruction units and ins	ions into preexing ent numb  table object co elieved to be programmed to b	c.) sting machine er+5335344, be er+5335344, be de files and morior to October ed Finite State ings 1993, pp. 6 , Information and Alto, CA, unctional Simulator 10-14, 199	mitoring 1997.  Machine Mo 36-91.  Ind Computa  hods in	odel"
RF RF RF	AI AJ AK AL AM	Hastings, R., "M preexisting mach to October 1997. Hastings, R., "M programs", http:// Cheng, K. T., "A 30th Design Auto Burch, J. R., et a 1998, pp. 142-17 Keutzer, K., "Th Computer-Aided November 6-8, 1 Devadas, S., et a IEEE/ACM Inter Lewin, D., et al., Computer-Aided.	ethod for inserting inne access to memore the dand apparatus of th	new machine instructions, http://patent.won s for modifying relocation unmber=5535329, b il Test Generation Usi , Dallas, Texas, June il Checking: 10 <sup>20</sup> State Methods for Integrated national Conference, F	ions into preexing ent numb  table object co elieved to be programmed to b	c.)  sting machine er+5335344, be de files and morior to October ed Finite State ings 1993, pp. 8  , Information a alo Alto, CA, unctional Simulation of the control of the	mitoring 1997.  Machine Mo 36-91.  Ind Computa  hods in	odel",

Sheet 11 of 24 U.S. Department of Commerce, Patent and Trademark Office Atty: Docket No. . . Serial No. . . OINOOG-IC US 09/849,005 INFORMATION DISCLOSURE STATEMENT BY APPLICANT Applicants: Chian-Min Ho et al. (Use several sheets if necessary) Filing Date Group **Z128** OFT 1 D 2003 MAY 4. 2001 2123 COMER U.S. Patent Documents \*Examiner Document Filing Date Initial Number Date Name Class Subclass If Appropriate AA AB AC AD AE AF Foreign Patent Documents Translation Document Date .. Country Class Subclass No ΑĠ AH OTHER ART (Including Author, Title, Date, Pertinent Pages, Etc.) Aharon, A., et al., "Test Program Generation for Functional Verification of PowerPC Processors in IBM", ΑI 32<sup>nd</sup> Design Automation Conference, San Francisco, CA, June 12-16, 1995, pp. 279-285. DF Santucci, J., et al., "Speed up of Behavioral A.T.P.G. Using a Heuristic Criterion", 30th Design ΑJ Automation Conference, Dallas, Texas, June 14-18, 1993, pp. 92-96. RF Abadir, M., et al., "Logic Design Verification via Test Generation", IEEE Transactions on Computer-AK Aided Design, Vol. 7, No. 1, January 1988, pp. 138-148. QF Schlipf, T., et al., "Formal verification made easy", http://www.almaden...d/414/schlipf.html, believed to be prior to October 1997. AL QF AM Moore, J. S., "Introduction to the OBDD Algorithm for the ATP Community", Technical Report 84. October 1992. RF Bryant, R. E., "Binary Decision Diagrams and Beyond: Enabling Technologies for Formal Verification", AN IEEE/ACM International Conference on Computer-Aided Design, San Jose, CA, November 5-9, 1995, pp. 236-243. RF Hoskote, Y. V., et al., "Automatic Verification of Implementations of Large Circuits Against HDL. ΑÓ Specifications", IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 16. No. 3. March 1997, pp. 217-228: RF FRET Date Considered 1.12.05 Examiner • EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and n t considered. Include copy of this form with your communication to applicant.

							Sheet 12
S. Departing	ent of Co	mmerce, Patent and	Trademark Offi	ce	. Atty. Doc		Serial No.
					OINO06	-ICUS	09/849,00
INTE		N DISCLOSURE		Y APPLICANT	Applicant	s: Chian-Min H	lo et al.
		Use several shee	ets if necessary)	- 180			•
OCT	1 0 2003				Filing Date Group ZI		
13		<i>8</i> /			MAY 4	2001	2123
	MARK!		U.S. 1	Patent Documents			
Examiner Initial		Document Number	Date	Name	Class	Subclass	Filing Date
	AA						
<del> </del>	AB						
	AC						
	AD						
	AE						
<u> </u>	AF	<u></u>					
			Foreign	Patent Documents			
•		· · · · · · · · · · · · · · · · · · ·		· · ·			Translat
		Document	Date .	Country	Class	Subclass	Yes 1
	AG						7
	AH				**	•	
		OTHER A	RT (Including A	uthor, Title, Date, Perti	inent Pages, Et	c.)	
RF	AI	Goel, P., "An Imp IEEE Transaction	olicit Enumeration s on Computers,	Algorithm to Generale Vol. C-30, No. 3, March	Tests for Con h 1981, pp. 21	nbinational Log 5-222.	ic Circuits",
2F	AJ	Jones, R., et al., "International Con	Self-Consistency ference, FMCAD	Checking", Formal Me '96, Palo Alto, CA, No	thods in Comp vember 6-8, 1	uter-Aided Des 996, pp. 158-17	ign, First
RF	AK	Sajkowski, M., "P Fourth Internation Pennsylvania, Jun	ial Workshop on I	ion Techniques: Status Protocol Specification,	Testing and Vo	ectives", Proc. erification, Skyt	op Lodge.
RF	AL		"Fitting Formal N	dethods into the Design			
RF	АМ	Geist, D., et al., "Computer-Aided I November 6-8, 19	Design, First Inter	d Test Generation Using mational Conference, F	g Symbolic Te MCAD .96, Pa	chniques", Fortalo Alto, CA,	nal Methods in
RF	AN	Motohara, A., et a	l., "A State Trave	ersal Algorithm Using a exas, June 14-18, 1993,	State Covariar pp. 97-101.	nce Matrix", 30	<sup>th</sup> Design
2F	AO	Bryant, R. E., et al ACM/IEEE Desig	l. "Formal Hardw n Automation Co	are Verification by Sym nference, San Francisco	nbolic Ternary o, CA, June 17	Trajectory Eva 21, 1991, pp. 3	uation", 28 <sup>th</sup> 97-402.
		از زر بسبر	2				<del></del>
aminer	LUSSE	26/-REJD	Date Considered	1:12.05			

					$\bigcirc$		PAR	T "E	
U.S. Departm	ent of Co	mmerce, Patent an	d Trademark Office		Atty.Docl	cet No.	Serial N		
					CINOC	HCUS	09/84	9:00	
PKQ	RMETY	N DISCLOSURE	STATEMENT BY	APPLICANT	Applicant	s: Chian-Min I			
		Use several she	ets if necessary)					-	
DET	1 0 2003	2	·		Filing Dat	<del></del> е	Group 2	2128	
13	4	<b>(</b> )		·	MAY 4, 2001 2123				
(V)	MARIN		U.S. Pat	tent Documents			•		
Examiner Initial		Document Number	Date	Name	Class	Subclass	Filing I		
	AA								
	AB								
	AC								
	AD								
	AE				·				
	AF								
		,	Foreign P	atent Documents		<u> </u>	· · · · · · · · · · · · · · · · · · ·		
							Tran	slatic	
		Document	Date	Country	Class	Subclass	Yes	N	
·	AG.								
•	AH			· <u>·</u>		•			
	•	<del></del>	ART (Including Aut					•	
RF	AI	Coudert, O., et al Automatic Verifi June 12-14, 1989	., "Verification of Sycation Methods for I	ynchronous Sequenti Finite State Systems,	al Machines B International V	ased on Symbo Workshop, Grer	lic Execution oble, Franc	n", e,	
RF	AJ .	Sangiovanni-Vin	centelli, A., "Verific 1996, pp. 106-111.	ation of Electronic S	ystems", 33 <sup>rd</sup> l	Design Automa	tion Conferen	nce,	
RF.	AK	Chandra, A. K., Computer Design	et al., "Constraint So 1, 1992, pp. 245-248	lving for Test Case (	Generation", IE	EE Internations	al Conferenc	e on	
RE	AL	Chung, Pi-Yu, "I Automation Con	Diagnosis and Correct ference, Dallas, Texa	tion of Logic Design as, June 14-18, 1993	n Errors in Dig. pp. 503-508.	ital Circuits", 3	0 <sup>th</sup> Design		
RF	AM	Chandra, A. K., International Cor	Architectural Verifi ference on Compute	cation of Processors or Design, 1994, pp.	Using Symbol 454-459.	c Instruction G	raphs", IEE	E.	
RF	AN	Hastings, R., "Sy allocated memor	stem for modifying i	relocatable object co ipent_number=519	de files to mon 93180, believed	itor accesses to I to be prior to (	dynamically October 199	, 7.	
RF	AO	Gately, J., "Verif	ying a Million-Gate	Processor", Integrate	ed System Desi	gn, October 199	97, pp. 19-2	3.	
Examiner 2	ussel	L FREJD	Date Considered	1.12.03	5		,	•	

					·		Sheet	1 14 0
J.S. Departine	nt of Co	nymerce, Patent an	d Trademark Office	<u> </u>	Atty Docl	cet No	Serial N	0.
					OINOO	54C US	09/84	9,00
DEC	REMETIN	N DISCLOSURE	STATEMENT BY	APPLICANT	Applicant	s: Chian-Min I	lo et al.	
		Use several she	ets if necessary)			-		
907	1 0 2083	<b>S</b>		•	Filing Dat	e .	Group 2	7128
18				· · · · · · · · · · · · · · · · · · ·	MAY 4	2001	2123	_
Q.			U.S. Pa	tent Documents			<del></del>	
Examiner Initial		Document Number	Date	Name	Class	Subclass	Filing I	
	AA	ļ						
·	AB							•
•	AC			·				
	AD							
	AE							
	AF							
			Foreign P	atent Documents				
		·		•		,	Tran	slatio
		Document	Date	Country	Class	Subclass	Yes	N
	AG							
	АН							
	_,	OTHER .	ART (Including Aut	hor, Title, Date, Pert	inent Pages, Et	c.)	•	<del></del>
, RF	Al	Factor, M., et al., Software Engine	"Rigorous Testing ering, Herzliya, Isra	Using SnapShot', Isr el, June 18-19, 1997,	raeli Conferenc pp. 12-21.	e on Computer	Systems and	;
RF.	AJ .	Rundin, H., "Pro International Syn June 7-10, 1998.	posium on Protoco	A Critical Assessment Specification, Testi	nt", Proceeding	s of the IFIP Wation Atlantic C	G 6.1 Eight City, NJ,	<u>,                                     </u>
RF	AK	Snicki, L., et al.,	"New Assertion Con	ncepts for Self-Metri s Angeles, CA, Apri	c Software Val 121-23, 1975, <sub>I</sub>	idation", Internop. 59-71.	ational	
RF	AL	Heimdahl, M., "E Vol. 21, Number	Experiences and Less 3 (ISSTA), May 19	sons from the Analys 96, pp. 79-83.	is of TCAS IP	, Software Eng	ineering No	les,
RF	AM	Dou, C. "Integrat 23 <sup>rd</sup> Euromicro C	ion of SDL and VH onference, Budapes	DL for HW/SW Cod t, Hungary, Septemb	esign of Comm er 1-4, 1997, p	unication Syste o. 188-195.	ms",	•
RF	AN	Coen-Porisini, A. Engineering, Vol	, "Specification of I . 23, No. 9, Septemb	Realtime Systems Us er 1997, pp. 572-598	ing Astral", IEI	EE Transactions	on Softwar	e :
RF	AO	8, ACM SIGSOF	oretical Comparison T. 89 Third Sympos ecember 13-15, 198	of Testing Methods' ium on Software Tes p. pp. 28-37.	', Software Eng ting Analysis,	ineering Notes and Verification	Volume 14 1 (TAV3),	, No.
xaminer Z	usser	المستحرا	Date Considered	1.12.05	·	•		•
XAMINER:	Initial in	f reference consider nance and not cons	red, whether or not o idered. Include cop	itation is in conform y of this form with ye	ance with MPE	P 609; Draw li	ne through	

			·		`.		Sheet	15 of
U.S. Departin	ent of Co	mmerce, Patent and	d Trademark Office		Atty Dock	cet No.	· Serial-N	0,
		·····			OINDDG-	1C US	09/84	9,00
INEO	<b>SMEAS</b>	N DISCLOSURE	STATEMENT BY	APPLICANT	Applicant	s: Chian-Min H	lo et al.	
<u>\0,</u>		Use several she	ets if necessary)		·			
	10 000	<u>.</u>			Filing Dat	e	Group 2	128
12	•	ć.			MAY 4	1, 2001	2129	<u>;                                    </u>
<b>O</b>	& TRADE		U.S. Pa	tent Documents				
Examiner Initial		Document Number	Date	Name	Class	Subclass	Filing	
	AA							
	AB							
	AC							
	AD							
	AE			•				
	AF							
			Foreign P	atent Documents		· · · · · ·		
				•		;	. Tran	slatio
		Document	Date	.Country	Class	Subclass	Yes	N
	AG	·						
	AH		1	•	·			1
		OTHER	ART (Including Aut	thor, Title, Date, Per	tinent Pages, Et	c.)		
RF	AI	Denney, R., "Tes March 1991, pp.		rom Prolog-Based S	pecifications",	Software Testin	g.	•
<b>P</b> F	AJ	Monaco, J., "Fun 33rd Design Auto	ctional Verification mation Conference,	Methodology for the Las Vegas, NV, 199	e PowerPC 604 96, pp. 319-324	™ Microprocess	sor",	
RF	AK	Luckham, D., et a Engineering, Vol	al., "An Event-Base 21, No. 9, Septemb	d Architecture Defin ber 1995, pp. 717-73	ition Language	", IEEE Transac	ctions on So	ftwa
RF	AL			ch to Programming \ , January 1995, pp.		", IEEE Transa	ctions on	
	AM	Ho. R., et al., "Ar Computer Archite	chitecture Validatio	on for Processors", 22 erita Ligure, Italy, Ju	2 <sup>nd</sup> Annual Inter une 22-24, 1995	mational Sympo , pp. 404-413.	osium on	
RF	1							
RF RF	AN		rtup zeroes in on tou 998.	igh logic bugs in ver	ification twist"	Electronic Eng	incering Ti	mės,
	AN	Goering, R., "Sta Monday June 1, 1 Ho, R., et al., "Va Conference on Co	998.	Analysis for Complex gn, San Jose, CA, D	x Digital Design	ıs", IEEE/ACM		

				`. 			Shee	t 16 o
U.S. Departme	ent of Co	mmerce, Patent and	Trademark Office		.:Atty-Doc	cet No.	Serial N	0,.
	<del></del>			<u>:</u>	01N006	-IC US	09/84	9,00
PASO	RIMETIC	DISCLOSURE S		APPLICANT	Applicant	s: Chian-Min I	lo et al.	
		Use several shee	ts if necessary)	•				
	1 0 2003	*			Filing Dat	e	Group	212
THE PARTY OF THE P					MAY 4,	2001	2123	
(I			U.S. Pa	tent Documents	<del></del>	·	1	
Examiner Initial		Document Number	Date	Name	Class	Subclass	Filing If Appro	
	AA							
	AB	ļ						
	AC				1.			
	AD				•			
	AE				1			
:	AF			•	1			
			Foreign F	atent Documents		· .	<del></del>	• • •
	,	•					Tran	şlatic
		Document	Date	Country	Class	Subclass	Yes	N
	AG							
	AH	•						1
		OTHER A	RT (Including Au	hor, Title, Date, Pertine	nt Pages, Et	c.)		<del>!</del>
iz=	AI	Gburzynski, P. et a Practice and Expen	il., "LANSF: A Prience Vol. 21(1), .	rotocol Modelling Environment January 1991, pp. 51-76	ronment and	its Implementa	tion", Softw	/are
RF	AJ	Crowley, J. L., et a Engineering Notes January 8-10, 1996	, International Syn	ull Scale Use of Forma aposium on Software T	Methods for esting and A	r Automated Te nalysis, San Die	esting", Soft	ware
ρF	AK	Offutt, A. J., et al.,	"An Experimenta	Evaluation of Data Flo 1996, pp. 165-176.	ow and Muta	tion Testing', S	oftware-Pra	ictice
RF	AL	Workshop on Soft pp. 142-151.	ware Testing, Veri 	iew of the Mothra Soft fication, and Analysis, I	Banff, Canad	a, July 19-21, 1	988,	
RF	AM	Clarke, E. M., et al Automation Confe	., "Word Level Morence, Las Vegas,	odel Checking – Avoidj NV, 1996, pp. 645-648,	ng the Penti	ım FDIV Error	", 33" Desig	<b>ZD</b> .
RF	AN	Bryant, R. E., "Bit- Las Vegas, NV, 19	Level Analysis of 96, pp. 661-665.	an SRT Divider Circuit	r", 33 <sup>rd</sup> Desig	Automation (	Conference,	
PF	AO	Schnaider, B., et al Automation Confe	., "Software Devel rence, Las Vegas,	opment in a Hardware S NV, 1996, pp. 684-689.	Simulation E	nvironment", 3	3 <sup>rd</sup> Design	
xaminer Z	usse	U FREJA	Date Considered	1.12,05	:	<del>```</del> ;		
EXAMINER: tation if not in	Initial if	reference considere	d, whether or not of lered. Include cop	itation is in conformant	ce with MPE	P 609; Draw liz	ne through	

٠.

 $\bigcap$ 

					1 ·		Sheet	17 of
U.S. Departm	ent of Co	mmerce, Patent and	Trademark Office	<u>:e</u>	Atty Dock		Serial No	
	<del></del>				014006	1605	09/849	₹,∞
	RMATIC	N DISCLOSURE		Y APPLICANT	Applicant	: Chian-Min I	lo et al.	
		E Use several shee	ets if necessary)					
12	1 7 2003	.#)			Filing Date	e	Group 2	2128
137	<u> </u>	9/			MAY 4	, 2001	2129	
V	ABOUT		U.S. I	Patent Documents		<del> </del>	<del></del>	T
Examiner Initial		Document Number	Date	Name	Class	Subclass	Filing I	
	AA							
	AB	· · · · · · · · · · · · · · · · · · ·						
<del></del>	AC							
	AD						-	
•	AE		·					
	AF			·				
			Foreign	Patent Documents	•			
						,	Tran	slatio
		Document	Date	Country	Class	. Subclass	Yes	No
	AG						- • •	1:
	AH							
,		OTHER A	ART (Including A	uthor, Title, Date, Pert	tinent Pages, Et	c.)		
RF	AI	Smith, D. J., "VH Verilog and C., 3:	DL & Verilog Co 3 <sup>rd</sup> Design Autom	mpared & Contrasted ation Conference, Las	<ul> <li>Plus Modeler</li> <li>Vegas, NV, 19</li> </ul>	1 Example Wri 96, pp. 771-77	tten in VHD	L,
RF	AJ	Knapp, D., et al., Design Automatic	"Behavioral Synt on Conference, Sa	hesis Methodology for n Francisco, CA June	HDL-Based S 12-16, 1995, p	pecification and b. 286-291.	l Validation,	, 32 <sup>ml</sup>
RF	AK	Tomita, M., et al., Design Automatic	"Rectification of on Conference, Sa	Multiple Logic Design p Diego, CA, 1994 pp	n Errors in Mul o. 212-217.	tiple Output C	rcuits", 32 <sup>rd</sup>	
ρF	AL			e Minimization of No. VLSI in Computers &				5,
RF	AM	Bryant, R. E., et a		f Arithmetic Circuits visco, CA, June 12-16,			32 d Desi	gn
RF	AN	Ly, Tai, "Schedul CA, June 12-16, 1		oral Templates", 32 <sup>nd</sup> D	Design Automal	ion Conference	e, San Franci	isco,
RF	AO		mputer Design: \	oncurrent Fault and De VLSI in Computers &	Processors, Au		ational	
	/		Date Considered	1. 1:12,65		•		

	ent of Co	mmerce, Patent and	Trademark Office		J.Attv. Doci	Atty Docket No.				
200		N.		<del></del>	OINOOG-I C US 09/849,0					
pre	MAIN	N DISCLOSURE	STATEMENT BY A	PPLICANT	Applicants: Chian-Min Ho et al.					
		Use several shee		· · · · · · · · · · · · · · · · · · ·	<del>                                     </del>					
OCT OCT	1 0 2003	<b>5</b> 3			Filing Dat	ie	Group 2128			
THE STATE OF THE S		<b>3</b>			MAY 4	2001	2123			
E P	PARTY		U.S. Pate	nt Documents	<u> </u>					
Examiner Initial		Document Number	Date	Name	Class	Subclass	Filing l			
	AA									
	AB	·		<u>.</u>						
	AC			<del></del>						
•	AD				1					
	AE			<del></del>						
	AF			· · · · · · · · · · · · · · · · · · ·						
		·····	Foreign Pa	ent Documents	• •		· · .			
	<del>                                      </del>				· · ·			slatio		
		Document	Date	Country	Class	Subclass	Yes	No		
	AG			<del></del>				<b>-</b>		
<del></del>	AH							L.		
	<u>ख</u>	<del>,                                    </del>	RT (Including Auth				<u> </u>	•		
<b>P</b> F	AI	Design: VLSI in	"Incremental Metho Computers & Proces	as for FSM Traversa, sors, Austin, TX, Oct	l", Internation tober 2-4, 19	nal Conference 95, pp. 590-595	on Compute	<b>.</b>		
RF	Ą	Industrial Verifica	l., "Theorem Provintion", International ( TX, October 2-4, 1	Conference on Compi	iversion, but uter Design:	the Unifying Fr VLSI in Compu	amework fo ters &	r		
PF	AK	Swamy, G. M., et Computer-Aided I	al., "Incremental For Design", San Jose, C	mal Design Verificat A, November 6-10, 1	tion", IEEE// 994, pp. 458	ACM Internation 465.	al Conferen	ice on		
RF	AL	Butler, K. M., "He Decision Diagram. June 17-21, 1991.	euristics to Computer s", 28 <sup>th</sup> ACM/IEEE 1 pp. 417-420.	Variable Orderings to Design Automation C	for Efficient Conference, S	Manipulation of an Francisco, C	Ordered Bi A,	nary		
	AM:	Rudnick, E. M., et al., "Sequential Circuit Test Generation in a Genetic Algorithm Framework", 31 <sup>st</sup> Design Automation Conference, San Diego, CA, June 6-10, 1994, pp. 698-704.								
RF			Wing, J. M., "A Specifier's Introduction to Formal Methods", Computer, Vol. 23, No. 9, September 1990, pp. 8-24.							
	AN	Wing, J. M., "A Sy September 1990, p	pecifier's Introducțio pp. 8-24.	n to Formai Methods	, Computer,					
RF	AN AO	September 1990, p	pecifier's Introduction B-24.  Stion for Duplo SNa					• :		

U.S. Departm	ent of Co	mmerce. Patent an	d Trademark Office	<del></del>	Atty Dock	ret No.	Sheet Serial N		
			<u> </u>		OINO	09/849,00			
DA(2)	RMATIC	DISCLOSURE	STATEMENT BY	APPLICANT	Applicants: Chian-Min Ho et al.				
-/-	<del></del>	Use several she	ets if necessary)		<del> -:</del>	<del></del>	<del></del>		
OCT	1 0 2000	3			Filing Date	Group	 ZıZ		
13		**	<del></del>			, 2001	-2123		
	MADEWA	<del></del>	· U.S. Pa	tent Documents		, , ,			
Examiner Initial		Document Number	Date	Name	Class	Subclass	Filing Dat		
	AA								
	AB		<u> </u>	·					
	AC			`					
	AD								
	AE		· .						
	AF			<u> </u>					
			Foreign P	atent Documents	·. :				
-		,					Tran	ıslat	
		Document	Date	Country	Class	Subclass	Yes	]	
	AG							T	
	AH							T	
		OTHER	ART (Including Aut	hor, Title, Date, Pert	inent Pages, Et	c.)			
2F	AJ .	Golson, S., "Stat	e Machine Design T psys.com/pubs/JHL	echniques for Verilo D/JHLD-099401, bel	g and VHDL", lieved to be prid	or to October 1	997.	•	
RE	AJ	Schroeder, S., "T	urning to Formal",	integrated System De	≾ign, Septemb	er 1987, pp. 15	-20.		
RF	AK	Panda, S., et al., IEEE/ACM Inter	"Symmetry Detection national Conference	n and Dynamic Vari on Computer-Aided	able Ordering of Design, Nove	of Decision Dia mber 6-10, 199	grams", 4, pp. 628-6	31.	
eF	AL			cking Based on Forw gn, San Jose, CA, N				iona	
QF	AM	Hojati, R., et al., in Computer-Aid 1996, pp. 218-23	ed Design, First Inte	Uninterpreted Functional Conference	ions and Finite FMCAD '96,	Instantiations" Palo Alto, CA	Formal Met November (	thod 5-8,	
RE	AN	Representation for	r Boolean Function	DDs – A Compact, ( s", IEEE/ACM Intern 17-554.	national Confer	ence on Comp	ipulable uter-Aided	• :	
RE	AO	Zhou, Z., "Form	al Verification of th outer-Aided Design,	e Island tunnel Cont First International C	roller Using Mi	ltiway Decision	n Graphs", F Alto, CA,	onn	
Examiner	E		Date Considered	1,12,0	5		• • • • • • • • • • • • • • • • • • • •	-,-	
EXAMINER itation if not i	: Inițial i in confor	freference conside mance and not cons	red, whether or not or idered. Include cop	itation is in conform y of this form with y	ance with MPE our communica	P 609; Draw lition to applica	ine through nt.		

OUT TO	ALC: 10	mmerce, Patent and DISCLOSURE S Use several sheet	TATEMENT BY			-IC US	Serial:No	
OCT 1 0	2003	***************************************		APPI ICANT		-10 us.	09/840	7,00
Ott 10	2003	***************************************		APPI ICANT				
Examiner	2003	Use several sheet		747616/417	Applicants	: Chian-Min I	lo et al.	
Examiner			s if necessary)			•		
Examiner	_	14. The state of t			Filing Date		Group 2	21Z
		T.			MAY 4	, 2001	2123	
			U.S. Par	tent Documents				
Initial		Document Number	Date	Name	Class	Subclass	Filing I If Appro	
<del></del> -	AA						<u></u>	
	AB							
	AC	<u> </u>						
	AD					·		
	AE							
	AF		<u></u>	•				
· · · · · · · · · · · · · · · · · · ·			Foreign P	atent Documents				
······································	<del></del> -		· · · · · · · · · · · · · · · · · · ·				Tran	şlati
		Document	Date	Country	Class	Subclass	Yes	į
	AG ·							
	AH .	· · · · · ·				•		
<del></del>				hor, Title, Date, Perti			* * * * * * * * * * * * * * * * * * * *	<del></del>
<u>P</u> F	AI ·	Lee, W., et al., "Te November 10-14, 1	aring Based Auton 996, pp. 76-81.	natic Abstraction for	CTL Model Ch	ecking", San I	ose, CA,	
RE	AJ	Ravi, Kavita, et al., Computer-Aided D	"High-Density Re esign, San Jose, C	eachability Analysis" A, November 5-9, 19	, IEEE/ACM In 1995, pp. 154-158	ternational Co	nference on	,
QF	AK	Cho, H., et al., "A S Analysis", IEEE In Cambridge MA O	Structural Approactemational Confen	h to State Space Decence on Computer Decence on Computer Decence on 236-239.	omposition for esign: VLSI in	Approximate I Computers an	leachability	 · •
RE	AL	Cho, H., et al., "A S pp, 137-141.	State Space Decom	position Algorithm f	for Approximate	FSM Travers	al", IEEE, I	994,
RF	AM	Cho, H., et al., "Alg Conference, 1993, 1	gorithms for Appro op. 25-30.	eximate FSM Travers	al", 30 <sup>th</sup> ACM/	EEE Design	lutomation	
RF.	AN .	Butler, R. W., et al. Software" believed	, "The Infeasibility to be prior to 1997	of Quantifying the I	Reliability of Li	fe-Critical Rea	l-Time	• :
RF	AO.	Woods, S., et al., "F Conference on Com	fficient Solution of puter-Aided Design	of Systems of Boolean, San Jose, CA, No	n Equations"; II vember 10-14,	EE/ACM Inte 1996, pp. 542-	mational 546.	
xaminer Z	2 USS	EU FREJD	Date Considered	1.12.03	-	1.7 1.		:-

u.s. Departm	ent of Co	nmerce, Patent and	Frademark Off	ice	Atty-Dock	tet No.	Sheet Serial No	-	
<del></del>			<del> </del>	<del></del>	01N006-1CUS 09/84				
Ŋ₽Ó	FMA TIE	N DISCLOSURE S	TATEMENT I	BY APPLICANT	Applicants: Chian-Min Ho et al.				
<del>\0</del> ,		Vise several sheet	· · · · · · · · · · · · · · · · · · ·				•		
607	10 2000	2			Filing Dat	e	Group Z	177	
12		S/			MAY 4, 2001 -215				
- VO	& TOLDER	<b>Y</b>	U.S.	Patent Documents					
Examiner Initial		Document Number	Date	Name	Class	Subclass	Filing I		
	AA								
	AB								
	ÀС								
	AD								
	AE	·							
	AF	·							
			Foreig	n Patent Documents				:	
•	•	•					Tran	slatio	
	100	Document	Date	Country	Class	Subclass	Yes	N	
• • • •	AG	. "				1.00	* : :	1	
<del></del>	AH							1	
		OTHER A	RT (Including	Author, Title, Date, Perti	nent Pages, Et	c)	9. T. A.	<del>!</del>	
BF	AI	Cabodi, G., et al., 'International Confe	Improved Read rence on Comp	chability Analysis of Lar outer-Aided Design, San	ge Finite State Jose, CA, No	Machines", IE vember 10-14, 1	EE/ACM 1996, pp. 35	4-36	
RF.	AJ	Ganapathy, G., et a Conference, Las Vo	l., "Hardware J egas, NV, 1996	Emulation for Functional, pp. 315-318.	Verification (	of K5", 33 <sup>rd</sup> Des	ign Automa	tion	
RF	AK	Sawant, S., et al., "Conference, Las Vo	RTL Emulation egas, NV, 1996	n: The Next Leap in Sys	tem Verificati	on", 33 <sup>rd</sup> Design	Automatio	n .	
RF	AL	Daga, A. J., et al., 'Automation Confer	The Minimizatence, San Dieg	tion and Decomposition to, CA, June 6-10, 1994,	of Interface St pp. 120-125.	ate Machines",	31" Design	•	
	AM	Narayan, S., et al., Automation Confer	"Interfacing Inc ence, San Fran	compatible Protocols usi cisco, CA, June 12-16, 1	995, pp. 468-4	73.	on", 32 <sup>nd</sup> De	sign	
RF		Monohan, Chuck, et al., "Symbolic Modeling and Evaluation of Data Paths", 32 <sup>nd</sup> Design Automation Conference, San Francisco, CA, June 12-16, 1995, pp. 389-394.							
RF RF	AN	Monohan, Chuck, e Conference, San Fr	t al., "Symboli ancisco, CA, Jı	c Modeling and Evaluati ine 12-16, 1995, pp. 389	-394.	hs", 32 Design	a Automatio	ņ	
	AN	Conference, San Fr	ancisco, CA, Ju	c Modeling and Evaluation 12-16, 1995, pp. 389 Sequential Machine Synion Conference, Las Veg	-394. thesis Targetu	ng Constrained		on .	

· (`.

		· :	•	`.			Sheet	22 o	
U.S. Departm	ent of Co	mmerce, Patent and	Trademark Office		Atty. Dock	et No	. Serial N	Daž	
		<del></del>		01N006-1CUS 09/84			9,0		
DY4Q	REATI	ON DISCLOSURE	STATEMENT BY	APPLICANT	Applicants: Chian-Min Ho et al.				
	~	(Use several shee	ets if necessary)	·					
007.	0 2000	<u> </u>	·		Filing Date	е	Group Z	1128	
& Francisco		<i></i>			MAY 4	, 2001	-2123	,	
Pe 1	NEW Y		U.S. Pate	ent Documents					
Examiner Initial	ļ	Document Number	Date	Name	Class	Subclass	Filing I		
	AA								
<del></del>	AB	<u> </u>	ļ				· ·		
	AC	ļ <u>.</u>							
	AD	·	<b> </b>					•	
	AE								
	AF	<u></u>			<u> </u>	•	<u> </u>		
·	·	<del></del>	Foreign Pa	tent Documents			:		
·							Tran	slați	
·	<u> </u>	Document	Date	Country	Class	Subclass	Yes	N	
	AG								
	AH							$\prod$	
	· .	<del>,</del>		or, Title, Date, Pertiner				•	
<b>R</b> F	AI	Verlind, E., et al., 33 <sup>rd</sup> Design Autor	"Efficient Partial Ennation Conference, I	umeration for Timing as Vegas, NV, 1996, p	Analysis of p. 55-58.	Asynchronous	Systems",		
eF	AJ	Processor", 33 <sup>rd</sup> D	"Innovative Verific esign Automation C	ation Strategy Reduces onference, Las Vegas, l	Design Cyc NV, 1996, 1	le Time For H op. 311-314.	igh-End SP/	RC	
QF	AK	Casaubieilh, F., et 33 <sup>rd</sup> Design Auton	al., "Functional Ver nation Conference, L	ification Methodology as Vegas, NV, 1996, p	of Chamele p. 421-426.	on Processor".			
RF	AL	Brown, S., et al., "Devices and Adva	Experience in Designced CAD Tools", 3	ning a Large-scale Mul 3rd Design Automation	tiprocessor Conference	using Field Pro , Las Vegas, N	ogrammable IV, 1996,	.:	
ß.	AM		Reduction Using Rev -567.	versible Rules", 33 <sup>rd</sup> De	sign Autom	nation Conferen	ice, Las Veg	as,	
RE	AN	Sanghavi, J., et al. Automation Confe	, "High Performance rence, Las Vegas, N	BDD Package By Exp V, 1996, pp. 635-640.	loiting Men	nory Hierarchy	", 33 <sup>rd</sup> Desig	дn :	
RF	AO	Meyer, W., et al., Applications", 34 <sup>d</sup>	Design and Synthes Design Automation	is of Array Structured Conference, Anaheim,	CA, June 9	nication Proces 9-13, 1997, pp.	sing 486-491.	<del>*.*</del>	
xaminer L	Zusse	u FREJD	Date Considered	1.12:05					
EXAMINER:	Initial if	reference considere	ed, whether or not cit	ation is in conformance of this form with your	with MPE	P 609; Draw li	ne through	<del></del>	

J.S. Departm	ent of Cor	nmerce, Patent and	Trademark Offic	ce	Atty Dock	et N .	Serial No	<u> 23 01</u> ).	
					OINOO	09/849	,00		
A CO	RIMATI	N DISCLOSURE	STATEMENT B	Y APPLICANT	Applicants: Chian-Min Ho et al.				
7		Use several shee	ets if necessary)						
OCT	1 0 2003	Ž)			Filing Date	Group 2128			
· September 1					MAY 4	12001	-2123	-	
-6			U.S. I	Patent Documents			<del></del>		
Examiner Initial		Document Number	Date	Name	Class	Subclass	Filing I  If Appro		
	AA								
<del></del>	AB					· · · · · · · · · · · · · · · · · · ·			
	AC .					•			
	AD					٠			
	AE							-	
	AF		<u> </u>						
	· · · · ·	·	Foreign	Patent Documents			` ; ·		
		· ·	· · · · · · · · · · · · · · · · · · ·				Tran	slatio	
•		Document	Date	Country	. Class	Subclass	Yes	No	
	AG								
	AH								
	:	OTHER A	ART (Including A	uthor, Title, Date, Perti	nent Pages, Et	<b>c.</b> )			
2F	Ä	Seawright, A., et EURO, Design A	al., "A System fo automation Confe	r Compiling and Debug rence, 1996.	ging Structure	d Data Processi	ng Controlle	is",	
2F	AJ	Data Sheet "ATC	's CoverMeter™	USA Commercial Price	List, 1996.				
<b>e</b> F	AK	Dill, D. L., et al., April 1996, pp. 2	"Acceptance of F 3-24.	formal Methods: Lesson		vare Design", C		· .	
ef	AL	Bullis, D., "Verif believed to be pri		ling for Synthesis-Based i-17.	d Design", Ma	rketing Commu	nications,	•	
RF.	AM	Article "Product The added cost of November 11, 19	f 'safe' design pra	tworking have risen to a ctices is not even questi	a point where somed", Electro	ystems must be nic Engineering	self-correct Times,	ing.	
ŔF	AN			Bug Trap", Electronic B	usiness Today	November 199	6, pp. 49-53	<b>!.</b>	
2F	AO	Silbey, A. "The S 1997, pp. 22-26.	ystems Challenge	for EDA Tools" Viewl	ogic Systems,	believed to be	prior to Octo	ber	
Examiner 2	Zisse i	· FRETS	Date Considere	d. 1.12.05				٠٠	
Examiner EXAMINED citation if not	R: Initial i	f reference conside	red, whether or po	ot citation is in conformation opy of this form with yo	ance with MPI	iP 609; Draw li tion to applicar	ne through it.		

	•			. (	<b>`</b> ↓ .		PART Sheet	ີ່ ( 24 ຄ່
U.S. Department o	ſ Com	merce, Patent and	Trademark Office		Atty Dock	et No.	Serial No.	-
					OINOO	GHC US	09/849	
MOTORING	(DQ)	DISCLOSURE	STATEMENT BY A	PPLICANT	+	: Chian-Min I		<del></del>
-/	包	(Use several shee		<del></del>		•	. : .	:
001107	W z		<del></del>	•	Filing Date	<del></del>	Group Z	128
1	\$	<del>,</del>		<del></del>	MAY 4		2/23	
THE PARTY NAMED IN			U.S. Pate	ent Documents			1 2,00	
Examiner		Document					Filing D	
Initial	W.	Number	Date	Name	Class	Subclass	If Approp	riate
			<del></del>	<del></del>				
	NB		<u> </u>			<u> </u>		
	AC	*. :			-			<del></del> -
	\D		ļ	· : · · · · · · · · · · · · · · · · · ·				
	VE	· ·			1			
	A.F			:				_
		:	Foreign Pa	tent Documents	• • • • • • • • • • • • • • • • • • • •			· <u>·</u>
		· · · · · · · · · · · · · · · · · · ·					Trans	latio
		Document	Date	Country	Class	Subclass	Yes	N
	\G							•
A	\H							-
•••		OTHER A	RT (Including Auth	or, Title, Date, Pertin	ent Pages, Et	c.)		···
PF	AI	Singer, S., et al., " 1997 IEEE Autote	Next Generation Testcon Proceedings,	st Generator (NGTG) Septe. 22-25, 1997, pj	for Digital C 5. 105-112.	ircuits", AUTC	TESTCON,	97.
	AJ							
A	\K							::
A	AL .							•
A	M							
A	אָן							
A	10							···
xaminer Z	SEL	L FREJ	Date Considered	1.12.05				<del></del>
EXAMINER: Ini	itial if	reference consider	ed, whether or not ci	tation is in conforman of this form with you	ce with MPE	P 609; Draw li	ne through .	<u> </u>
	<del></del>	<del></del>						<del></del>